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abstract
24 Hydrogen silsesquioxane (HSQ) is a high resolution negative-tone electron beam resist allowing for direct
25 transfer of nanostructures into silicon-on-insulator. Using this resist for electron beam lithography, we
26 fabricate high density lithographically deﬁned Silicon double quantum dot (QD) transistors. We show
27 that our approach is compatible with very large scale integration, allowing for parallel fabrication of
28 up to 144 scalable devices. HSQ process optimisation allowed for realisation of reproducible QD dimen-
29 sions of 50 nm and tunnel junction down to 25 nm. We observed that 80% of the fabricated devices had
30 dimensional variations of less than 5 nm. These are the smallest high density double QD transistors
31 achieved to date. Single electron simulations combined with preliminary electrical characterisations jus-
32 tify the reliability of our device and process.
33  2012 Published by Elsevier B.V.
34
35 36 1. Introduction
37 Hydrogen silsesquioxane (HSQ) is increasingly being used as
38 the resist of choice for nano-scale electron beam lithography
39 (EBL) capable of sub 10 nm [1] parallel line deﬁnition. As a negative
40 resist, its small line edge roughness [2,3] is particularly useful for
41 precise nano-scale patterning of quantum dots (QDs). This, coupled
42 with its high etching resistance property after curing, allows for
43 direct pattern transfer into silicon-on-insulator (SOI) for applica-
44 tions in quantum information technology [4]. This offers a compet-
45 itive advantage over positive resist alternatives such as poly
46 methylmethacrylate (PMMA) and ZEP520 where nanostructure
47 fabrication requires an additional lift off process which often suf-
48 fers from signiﬁcant line edge roughness. In addition, HSQ can be
49 directly imaged in a scanning electron microscope (SEM), allowing
50 for faster process optimisation and device turnaround time. The
51 few-nm scale resolution that HSQ offers is crucial in enabling true
52 single electron occupancy in lithographically deﬁned solid state
53 QDs for use in a single electron transistor (SET) [5]. A SET com-
54 prises of a source and drain terminal weakly coupled via electron
55 tunnel barriers to a nano-scale conduction island (the QD), whose
56 number of occupied electrons can be individually controlled by
57 electrostatically coupled gates [8].
58 In this work, we optimise the ﬁrst very large scale integration
59 (VLSI) compatible EBL process using HSQ resist for large scale par-
60 allel fabrication of up to 144 reproducible intrinsic silicon based
61 QD transistors with potential for scalability in the quantum archi-
62 tecture and true single electron storage and manipulation in the
63 QD. HSQ is used with an optimised E-Beam process for realisation
64 of high density nano-scale double QD SETs (DSETs) [9] with near
65 perfect pattern transfer after etching into SOI. The dimensions
66 achieved with EBL pave a way towards precise control of QD occu-
67 pations down to the single electron regime. Measurement results
68 from electrical characterisations are combined with Monte Carlo-
69 based single electron simulations of device design for an indication
70 of the viability of our platform and process.
71 2. Design and simulations
72 Our device (Fig. 1a and b) is a pair of DSETs deﬁned in the top
73 50 nm intrinsic-Si layer of an SOI substrate. Its ability to conduct
74 is through the use of inversion carriers induced by a metal top gate
75 [10]. This offers greater control over the electron concentration in a
76 QD compared to heavily doped Si QDs [5,10], allowing for occupan-
77 cies down to the few electron regime. The two QDs in each of our
78 designed DSET (QD1,2 and QDa,b) are weakly coupled to each other
79 and to their respective source and drain terminals via channel con-
80 strictions which form electron tunnel barriers. Each DSET has two
81 side gates (G1,2 and Ga,b) where applied voltages electrostatically
82 control the discrete electron occupation of each of its two QDs.
83 One of the two DSETs acts as an electrometer to detect changes
84 in the charge conﬁguration in the other, which is operated as a
85 turnstile for electrons [7]. It is crucial to have a small distance d1
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87 turnstile’s QDs during operation. Here we target d1 of 60 nm and
88 a side gate to QD gap of 50 nm. The introductory use of HSQ allows
89 for ultra-small realisation of channel constrictions of just 25 nm
90 and 50 nm QD structures – which can be further reduced in dimen-
91 sion to just 25 nm by thermal oxidation. This design offers both
92 scalability in the number of QDs present as well as doubling the
93 yield in QD device fabrication since only one DSET is operated as
94 a turnstile. The electrometer does not require perfect formation
95 of a double QD (DQD) for good sensitivity as a charge detector;
96 therefore, functionality can be interchanged between the two
97 DSETs depending on fabrication results.
98 A 3D ﬁnite element based (FEM) COMSOL capacitance analysis
99 is combined with Monte Carlo single-electron circuit simulations
100 to model device operations during single electron detection. The
101 3D structural data (Fig. 1b) of the nanoscale DQD pair and multiple
102 gate electrodes are precisely input into COMSOL’s FEM-based elec-
103 trostatics simulator. Capacitances between different device com-
104 ponents are then extracted and fed into the well-tested single
105 electron circuit simulator SETSPICE [11], based on the orthodox
106 theory of single electron tunnelling [12]. For our target d1 of
107 60 nm, simulation results (Fig. 1c) showed that as we sweep the
108 voltage applied on gate G1,V G1, single electron tunnelling into
109 the turnstile’s two QDs should generate shifts in the electrometer
110 current, IDS, of tens of pA. This is well within the charge sensitivity
111 of DQD electrometer [6] and consistent to the same order of
112 magnitude with previous work in single electron detection [13].
113 In addition, the gate to QD capacitive coupling appear to be sufﬁ-
114 cient for the control of QD occupations down to the single electron
115 limit, allowing for future manipulation of single electron spins in
116 qubit research.
117 3. Experiment
118 3.1. Fabrication process
119 A schematic process ﬂow diagram of our VLSI compatible fabri-
120 cation process is outlined in Fig. 2. This process is designed to allow
121 for large scale fabrication of integrated scalable QD systems. The
122 thickness of an intrinsic-SOI’s top Silicon layer is ﬁrst thinned to
123 50 nm via wet thermal oxidation. A 2 lm wide square window
124 of three layers of 33 nm thick SiO2 is then deposited via plasma en-
125 hanced chemical vapour deposition (PECVD), deﬁned optically and
126 reactiveionetched(RIE)tobeatthecentreofeachdevice.Thismul-
127 tilayer deposition is used to minimise pinhole formation between
128 SiO2 layers, improving its function as a Phosphorus doping mask
129 to protect an intrinsic Si region for the nanostructure. A 1 lm layer
130 of Phosphorosilica ﬁlm (P concentration of 5  10
20 cm
3) ‘‘spin-
131 on-dopant’’ is used for Phosphorus doping and thermally activated
132 and driven into the 50 nm Si layer at 925 C for 15 min. 4-point
133 probe Van-der-Pauw measurements then indicated the formation
134 of a heavily doped Si layer of n10
19 cm
3, which is adequate to
135 ensure low device source and drain resistance.
136 After Phosphorosilica ﬁlm removal with 20:1 buffered HF, 4%
137 HSQ resist is spin coated on the sample at 5000 RPM and hot-plate
138 baked at 80 C for 4 min to produce a 55 nm thick layer. Device
139 nanostructures were then written by using a JEOL JBX 9300 FS
140 EBL system. A 1 nA beam current at 100 keV acceleration voltage
141 was used with a 60 lm aperture which generated an estimated
142 exposure spot size of 4 nm. Due to the dense nature of our nano-
143 structure design, deﬁnition by EBL was seriously limited by prox-
144 imity effects where electron scattering outside the desired
145 exposure areas produces undesired resist cross linking. This
Fig. 1. (a) Schematic top down view of two DSETs deﬁned in the top intrinsic-Si layer of the SOI. (b) The 3D structural model of the nanostructure used in COMSOL
electrostatic simulations with an exception of the Al top gate which has been modiﬁed to allow visibility of the underlying QD structure. (c) Graph of the simulated IDS (left
axis), and the variation in electron occupation number (right axis), nQD1 and nQD2,i nQ D 1 and QD2 respectively as a function of an applied voltage VG1 on side gate G1 with side
gate G2 grounded (in this ﬁgure a).
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147 formed QDs as presented in an earlier work [10]. This is in addition
148 to a more macroscopic effect of back-scattered electrons originat-
149 ing from the exposure of the micron scale contact pads which pro-
150 duced undesired resist cross-linking over the whole nanoscale
151 structure region. As such, extensive dose optimisation was re-
152 quired in the immediate vicinity of the critical features to reduce
153 these proximity effects. E-beam dose ranges of 1100–1250lC/
154 cm
2 was used to write the nanostructure, whereas the micron-size
155 contact pads were exposed with doses of 550–625lC/cm
2 to
156 achieve the best repeatability. The exposed HSQ is then developed
157 in 2.45% tetramethylammonium hydroxide for 1 m 40 s, rinsed in
158 deionised water and cured on a hot-plate at 250 C for 4 m 30 s
159 to become a hard etching mask.
160 The resist patterns were transferred into the 50 nm Si via RIE
161 with O2/SF6 chemistry and an etching selectivity of 1.3:1 to HSQ.
162 The sample is then oxidised at 925 C to form a 17 nm SiO2 layer
163 around the device structure, helping to reduce charge traps, surface
164 imperfections as well as reducing QD dimensions from 60 to
165 25 nm. A 50 nm thick PECVD SiO2 layer is then deposited on
166 top and RIE etched into a 10 lm square window, optically aligned
167 above the nanostructure region. This acts as an interlayer gate
168 oxide, preventing leakage between the nanostructure and a
169 200 nm Al top gate which is evaporated on top and optically de-
170 ﬁned along with contact pads via a lift off process.
171 3.2. Characterisation
172 Fig. 3a below show an SEM image of a nanostructure patterned
173 into HSQ on a SOI wafer. Fig. 3b shows an SEM image after a pat-
174 tern is transferred by RIE into the SOI. The use of HSQ for EBL
175 has allowed for high density QDs of smaller dimensions to that
176 previously fabricated [5,10]. More importantly, we found the rea-
177 lised DSET structures to be well deﬁned with over 80% of the
Fig. 2. Schematic VLSI compatible process ﬂow diagram for fabrication of our high density quantum devices.
Fig. 3. (a) An SEM image of HSQ patterned with the device nanostructure and (b) the etched structure after transferring into SOI. (c) An optical photo of an array of devices. (d)
Chip scale photo of the VLSI compatible fabrication result.
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179 tions of less than ±5 nm compared to the design. Likewise, the
180 etched nanostructures are observed to have clearly deﬁned vertical
181 sidewalls with <1% dimensional deviation from the resist pattern.
182 The average realised QD dimension was 51 nm across 64 devices
183 with a standard deviation of 3.4 nm. To our knowledge, this is
184 the ﬁrst successful attempt at obtaining such high density and high
185 resolution lithographically deﬁned quantum devices repeatedly on
186 SOI using HSQ.
187 Fig. 3c and d shows chip scale photos of fabrication results,
188 showing the potential for chip scale fabrication of 144 device in
189 parallel – a key advantage of a VLSI compatible approach. Trials
190 showed that a wide range of designs of similar dimensions can
191 be accurately realised using our VLSI compatible approach.
192 The source to drain current–voltage characteristics of DSETs in
193 each device at room temperature (Fig. 4a) showed a source to drain
194 resistance of 50 kO. A clear distinction can be seen when a single
195 voltage was applied to all other gates at VSG = 3 V and 0 V (i.e.,
196 MOSFET on/off). Preliminary electrical characterisation also
197 showed minimal leakage current through the BOX (Fig. 1b) with
198 an interlayer gate oxide breakdown voltage of >22 V, well above
199 the operating voltage of the top gate.
200 Fig. 4b shows the electrical measurements of the room temper-
201 ature DSET source to drain current IDS as a function of the applied
202 top gate voltage VTG at the source to drain voltage, VDS =1 0lV.
203 Characteristic MOSFET behaviour was observed with all other
204 gates grounded. Seven out of nine tested devices showed consis-
205 tent top gate control over the DSETs’ channel conductance. The
206 behaviour is similar to previous work [10] where control of chan-
207 nel conductance has been performed using a Poly-Si top gate. A re-
208 peat of this measurement at a temperature of 80 mK with
209 VDS = 1 mV and VSG = 4 and 4 V (Fig. 4c) showed the characteristic
210 coulomb oscillations of SETs. This signiﬁes single electron transfer
211 through the QDs.
212 4. Conclusions
213 We have successfully implemented and optimised a VLSI com-
214 patible process allowing for the large scale parallel fabrication of
215 up to 144 scalable Silicon based high density quantum dot sys-
216 tems using HSQ resist and electron beam lithography. The imple-
217 mentation of HSQ resist allows for lithographically deﬁned SOI Si
218 QDs of 50 nm and nanowire channel constrictions of just
219 25 nm – smaller dimensions than that in previous work [5,10]
220 and results in the potential for true single electron QD occupation
221 and manipulation. The resultant high density nanostructures are
222 well-deﬁned and within variations of less than ±5 nm from the
223 design for over 80% of the 64 devices fabricated in parallel. The
224 next step is to both further decrease the lithographically deﬁned
225 QD dimensions to just 30–40 nm and to explore the reproducibil-
226 ity of exposures for even higher density QD devices with >4 QDs.
227 This can be achieved through more reﬁned exposure strategies
228 making use of proximity corrections and further optimisation of
229 development procedures.
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Fig. 4. (a) DSET source to drain current, IDS, as a function of source to drain voltage, VDS, with voltages VSG = 0 V and 3 V applied to side gates. (b) IDS, as a function of top gate
voltage, VTG, with all other gates grounded at VDS =1 0lV. (c) The same measurement as b) except at a temperature of 80 mK with VSG = 4 and 4 lV.
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